SY6532

RAM, I/O, Timer Array


Features

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- · High Impedance Three-State Data Pins

Description

The SY6532 is designed to operate in conjunction with the SY6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

Block Diagram



Synertek. SY6532

Maximum Ratings


RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	V _{CC}	3 to +7.0	V
Input/Output Voltage	V _{IN}	3 to +7.0	V
Operating Temperature Range	TOP	0 to 70	°C
Storage Temperature Range	TSTG	-55 to +150	°C


D.C. Characteristics $(V_{CC} = 5.0V \pm 5\%, V_{SS} = 0V, T_A = 0 - 70^{\circ}C)$

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	2.4		V _{CC}	V
Input Low Voltage	v_{IL}	.3		.4	V
Input Leakage Current; $V_{IN} = V_{SS} + 5V$ A \emptyset -A6, \overline{RS} , R/W, \overline{RES} , \emptyset 2, CS1, $\overline{CS2}$	IIN		1.0	2.5	μΑ
Input Leakage Current for High Impedance State (Three State); VIN = .4V to 2.4V; DØ-D7	ITSI		±1.0	±10.0	μΑ
Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7	IIH	-100.	-300.		μΑ
Input Low Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7	IIL	7.7	1.0	1.6	mA
Output High Voltage $V_{CC} = MIN, I_{LOAD} \le -100\mu A \text{ (PA}\emptyset\text{-PA}7, PB}\emptyset\text{-PB}7, D}\emptyset\text{-D}7)$ $I_{LOAD} \le 3 \text{ MA (PB}\emptyset\text{-PB}7)$	VOH	2.4 1.5			V
Output Low Voltage $V_{CC} = MIN, I_{LOAD} \le 1.6MA$	v _{OL}			.4	V
Output High Current (Sourcing); V _{OH} ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7) ≥ 1.5V Available for direct transistor drive (PBØ-PB7)	IOH	-100 3.0	-1000 5.0		μA mA
Output Low Current (Sinking); VOL ≤ .4V	IOL	1.6			mA
Clock Input Capacitance	C _{Clk}			30	pf
Input Capacitance	CIN			10	pf
Output Capacitance	COUT			10	pf
Power Dissipation $(V_{CC} = 5.25V)$	$P_{\mathbf{D}}$			680	mW


All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

Test Load





Read Timing Characteristics





Write Timing Characteristics

		SY6	532	SY65	SY6532A	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.50	50	μs
T _C	ϕ 2 Pulse Width	0.44	25	0.22	25	μs
T _{ACW}	Address Set-Up Time	180	-	90	-	ns
T _{CAW}	Address Hold Time	0	-	. 0	-	ns
Twcw	R/W Set-Up Time	180	-	90	-	ns
T _{CWW}	R/W Hold Time	0	-	0	-	ns
T _{DCW}	Data Bus Set-Up Time	265	-	100	-	ns
T _{HW}	Data Bus Hold Time	10	_	10	-	ns
T _{CPW}	Peripheral Data Delay Time	_	1.0	-	1.0	μs
T _{CMOS}	Peripheral Data Delay Time to CMOS Levels	_	2.0	_	2.0	μs

NOTE: tr, tf = 10 to 30ns.

Read Timing Characteristics

		SY	6532	SY6		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.5	50	μs
T _{ACR}	Address Set-Up Time	180	-	90	-	ns
T _{CAR}	Address Hold Time	0	_	0	-	ns
T _{PCR}	Peripheral Data Set-Up Time	300	_	300	-	ns
T _{CDR}	Data Bus Delay Time	-	340	-	200	ns
T _{HR}	Data Bus Hold Time	10	-	10	_	ns

NOTE: tr, tf = 10 to 30ns.

Interface Signal Description

Reset (RES)

During system initialization a Logic "0" on the \overline{RES} input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the \overline{RES} signal. The \overline{RES} signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{IL} < 0.4$, $V_{IH} > 2.4$) or high level clock ($V_{IL} < 0.2$, $V_{IH} = V_{CC} \stackrel{+ .3}{- .2}$).

Read/Write (R/W)

The R/\overline{W} signal is supplied by the microprocessor and is used to control the transfer of data to and from the SY6532. A high on the R/\overline{W} pin allows the processor to read (with proper addressing) the SY6532. A low on the R/\overline{W} pin allows a write (with proper addressing) to the SY6532.

Interrupt Request (IRQ)

The \overline{IRQ} output is derived from the interrupt control logic. It will normally be high with a low indicating an interrupt from the SY6532. \overline{IRQ} is an open-drain output, permitting several units to be wire-or'ed to the common \overline{IRQ} microprocessor input pin. The \overline{IRQ} output may be activated by a transition on PA7 or timeout of the Interval Timer.

Data Bus (D0-D7)

The SY6532 has eight bi-directional data lines (D0-D7). These lines connect to the system's data bus and allow transfer of data to and from the microprocessor. The output buffers remain in the off state except when a Read operation occurs.

Peripheral Data Ports (PA0-PA7, PB0-PB7)

The SY6532 has two 8-bit peripheral I/O Ports, Port A (lines PA0-PA7) and Port B (lines PB0-PB7). Each line is individually programmable as either an input or an output. By writing a "0" to any bit position of the Data Direction Register (DDRA or DDRB) the corresponding line will be programmed as an input. Likewise, by writing a "1" to any bit position in DDRA or DDRB will cause the corresponding line to act as an output.

When a Port line is programmed as an input and its ouput register (ORA or ORB) is read by the MPU, the TTL level on the Port line will be transferred to the data bus. When the Port lines are programmed as outputs, the lines will reflect the data written by the MPU into the output registers. See Edge Sense Interrupt Section for an additional use of PA7.

Address and Select Lines (A0-A6, RS, CS1 and CS2)

A0-A6 and \overline{RS} are used to address the RAM, I/O registers, Timer and Flag register. CS1 and $\overline{CS2}$ are used to select (enable access to) the SY6532.

Internal Organization

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.

RAM 128 Bytes (1024 Bits)

A 128 x 8 static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), RS, CS1, and CS2.

Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and B side) control the direction of the data into and out of the peripheral I/O. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding line of the I/O port to act as an input. A logic one causes the corresponding line to act as an output. The voltage on any line programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA lines during a peripheral read operation. For a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the line is allowed to be ≥ 2.4 volts for a logic one and ≤ 0.4 volts for a zero. If the loading on the line does not allow this, then the data resulting from the read operation may not match the contents of ORA.

The output buffers for the PB lines are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3 mA at 1.5 volts. This allows these lines to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB lines.

Interval Timer

The Timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The Interval Timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T, or 1024T increments, where T is the system clock period. When a full count is reached, the interrupt flag is set to a logic "1". After the interrupt flag is set the internal clock continues counting down, but at a 1T rate to a maximum of -255T. This allows the user to read the counter and then determine how long the interrupt has been set.

The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern $0\ 0\ 1\ 1\ 0\ 1\ 0\ 0$ would be put on the Data Bus and written into the Interval Time register.


Synertek. SY6532

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of \overline{IRQ} , i.e., $A_3 = 1$ enables \overline{IRQ} , $A_3 = 0$ disables \overline{IRQ} . In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If \overline{IRQ} is enabled by A3 and an interrupt occurs \overline{IRQ} will go low. When the Timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the Timer has counted down to $0\ 0\ 0\ 0\ 0\ 0\ 0\ 0$ an interrupt will occur on the next count time and the counter will read $1\ 1\ 1\ 1\ 1\ 1\ 1$. After interrupt, the Timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the Timer is read and a value of $1\ 1\ 1\ 0\ 0\ 1\ 0\ 0$ is read, the time since interrupt is 28T. The value read is in two's complement.

Value read = 1 1 1 0 0 1 0 0 Complement = 0 0 0 1 1 0 1 1 Add 1 = 0 0 0 1 1 1 0 0 = 28.

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER




Thus, to arrive at the total elapsed time, merely do a two's complement and add to the original time written into the Timer. Again, assume time written as 0.011000 (=52). With a divide by 8, total time to interrupt is $(52 \times 8) + 1 = 417T$. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 1.1100100.

After an interrupt, whenever the Timer is written or read the interrupt is reset. However, the reading of the Timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.

Figure 3. TIMER INTERRUPT TIMING




- 2. Data in Interval timer is 0 0 0 1 1 0 0 1 = 2510 $52 \frac{213}{8} 1 = 52 26 1 = 25$
- 3. Data in Interval Timer is 0 0 0 0 0 0 0 0 0 = 0_{10} $52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$
- 5. Data in Interval Timer is $1\ 0\ 1\ 0\ 1\ 1\ 0\ 0$ two's complement is $0\ 1\ 0\ 1\ 0\ 1\ 0\ 0=84_{10}$ $84+(52\times8)=500_{10}$

When reading the Timer after an interrupt, A3 should be low so as to disable the \overline{IRQ} pin. This is done so as to avoid future interrupts until after another Write operation.

Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER



The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

Addressing

Addressing of the SY6532 is accomplished by the 7 address inputs, the \overline{RS} input and the two chip select inputs CS1 and $\overline{CS2}$. To address the RAM, CS1 must be high with $\overline{CS2}$ and \overline{RS} low. To address the I/O and Interval Timer CS1 and \overline{RS} must be high with $\overline{CS2}$ low. As can be seen to access the chip CS1 is high and $\overline{CS2}$ is low. To distinguish between RAM or I/O-Timer Section the \overline{RS} input is used. When this input is low the RAM is addressed, when high the I/O Interval Timer section is addressed. To distinguish between Timer and I/O, address line A2 is utilized. When A2 is high the Interval Timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

Edge Sense Interrupt

In addition to its use as a peripheral I/O line, PA7 can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the \overline{IRQ} output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Table 1.

The setting of the internal interrupt flag by an active transition on PA7 is always enabled, whether PA7 is set up as an input or an output.

The RES signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register.

I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinguishes I/O registers from the Timer. When A2 is low and \overline{RS} is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to \overline{IRQ} .

Table 1 ADDRESSING DECODE

FUNCTION	RS	A6	A5	A4	A3	A2	A1	A0	WR	RD
RAM	L	X	х	X	X	X	X	Х	√	√
ORA	Н	-	_	_	_	L	L	L	\checkmark	\checkmark
DDRA	Н	_	-	-	_	L	L	Н	\checkmark	\checkmark
ORB	Н	_ /	-	_	_	L	H	L	\checkmark	\checkmark
DDRB	Н		-	_	-	L	Н	Н	\checkmark	\checkmark
Timer, ÷1, IRQ ON	Н	_	_	H	H	Н	L	L	\checkmark	
Timer, ÷8, IRQ ON	Н	-	i — j	Н	H	Н	L	H	\checkmark	
Timer, ÷64, IRQ ON	Н	-	,	Н	Н	Н	Н	L	\checkmark	
Timer, ÷1024, IRQ ON	H	· · -	, ž –	Н	H	H	н	Н	\checkmark	
Timer, ÷1, IRQ OFF	Н	_		Н	L	Н	L	L	\checkmark	
Timer, ÷8, IRQ OFF	Н	-	-	Н	L	Н	L	Н	\checkmark	
Timer, ÷64, IRQ OFF	Н	_	-	Н	L	Н	Н	L	\checkmark	
Timer, ÷1024, IRQ OFF	н	_	-	Н	L	Н	Н	H	\checkmark	
Read Timer, IRQ ON	Н	_	-		H	Н	-	L		\checkmark
Read Timer, IRQ OFF	Н	_	_	-	L	Н	-	L		√
Read Interrupt Flags	Н	-	_	- 1	1 -	Н	_	Н		\checkmark
PA7 IRQ OFF, NEG EDGE	Н		-	L	-	Н	L	L	*	
PA7 IRQ OFF, POS EDGE	Н	_	_	L	-	Н	L	Н	*	
PA7 IRQ ON, NEG EDGE	Н	-	_	L	_	Н	Н	L	*	
PA7 IRQ ON, POS EDGE	Н	-	_	L	-	Н	Н	Н	*	

NOTES: X = ADDRESS -= ADDRESS BITS DON'T CARE *= DATA BITS ARE "DON'T CARE"

Package Availability 40 Pin Ceramic 40 Pin Cerdip 40 Pin Plastic

Ordering Information

Part Number	Package	Speed
SYC6532	Ceramic	1 MHz
SYD6532	Cerdip	1 MHz
SYP6532	Plastic	1 MHz
SYC6532A	Ceramic	2 MHz
SYD6532A	Cerdip	2 MHz
SYP6532A	Plastic	2 MHz

Pin Configuration





SYE6532/SYE6532A

RAM, I/O, Timer Array

Extended Temperature Range (-40° C to $+85^{\circ}$ C)


Features

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- · Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- · Peripheral pins with Direct Transistor Drive Capability
- · High Impedance Three-State Data Pins
- Operation over wide temperature range (-40°C to +85°C)

Description

The SYE6532 is designed to operate in conjunction with the SYE6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

Block Diagram



Absolute Maximum Ratings*

RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	V _{CC}	3 to +7.0	V
Input/Output Voltage	V _{IN}	3 to +7.0	V
Operating Temperature Range	ТОР	-40 to +85	°.C
Storage Temperature Range	TSTG	-55 to +150	°C

D.C. Characteristics $(V_{CC} = 5.0V \pm 5\%, V_{SS} = 0V, T_A = 25^{\circ}C)$

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	V _{SS} + 2.4		VCC	V
Input Low Voltage	VIL	-0.3		0.4	V
Input Leakage Current; $V_{IN} = V_{SS} + 5V$ $A\emptyset$ - $A\emptyset$, \overline{RS} , R/W , \overline{RES} , \emptyset 2, $CS1$, $\overline{CS2}$	IIN		1.0	2.5	μΑ
Input Leakage Current for High Impedance State (Three State); V _{IN} = .4V to 2.4V; DØ-D7	I _{TSI}		±1.0	±10.0	μΑ
Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7	IIH	-100.	-300.		μΑ
Input Low Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7	I _{IL}		1.0	1.6	mA
Output High Voltage $V_{CC} = MIN, I_{LOAD} \le -100\mu A \text{ (PA}\emptyset\text{-PA}7, PB}\emptyset\text{-PB}7, D}\emptyset\text{-D}7)$ $I_{LOAD} \le 3 \text{ MA (PB}\emptyset\text{-PB}7)$	V _{OH}	V _{SS} + 2.4 V _{SS} + 1.5			V
Output Low Voltage $V_{CC} = MIN, I_{LOAD} \le 1.6MA$	V _{OL}			0.4	V
Output High Current (Sourcing); V _{OH} ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7) ≥ 1.5V Available for direct transistor drive (PBØ-PB7)	IOH	-100 -3.0	-1000 -5.0		μA mA
Output Low Current (Sinking); VOL ≤ .4V	IOL	1.6			mA
Clock Input Capacitance	CClk			30	pf
Input Capacitance	CIN			10	pf
Output Capacitance	COUT			10	pf
Power Dissipation $V_{CC} = 5.25V$	PD			735	mW

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

Ordering Information

Part Number	Package	Clock Frequency
SYEC6532	Ceramic	1 MHz
SYED6532	Cerdip	1 MHz
SYEP6532	Plastic	1 MHz
SYEC6532A	Ceramic	2 MHz
SYED6532A	Cerdip	2 MHz
SYEP6532A	Plastic	2 MHz